

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
6 February 2003 (06.02.2003)

PCT

(10) International Publication Number
WO 03/010817 A2

(51) International Patent Classification⁷: **H01L 27/00**

(74) Agent: **MYERS BIGEL SIBLEY & SAJOVEC**; Post Office Box 37428, Raleigh, NC 27627 (US).

(21) International Application Number: **PCT/US02/23266**

(22) International Filing Date: **23 July 2002 (23.07.2002)**

(25) Filing Language: **English**

(26) Publication Language: **English**

(30) Priority Data:

60/307,234	23 July 2001 (23.07.2001)	US
60/307,311	23 July 2001 (23.07.2001)	US
10/057,821	25 January 2002 (25.01.2002)	US
60/352,941	30 January 2002 (30.01.2002)	US

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZM, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(71) Applicant (*for all designated States except US*): **CREE, INC.** [US/US]; 4600 Silicon Drive, Durham, NC 27703 (US).

(72) Inventors; and

(75) Inventors/Applicants (*for US only*): **SLATER, David, B., Jr.** [US/US]; 6424 Cape Charles Drive, Raleigh, NC 27617 (US). **WILLIAMS, Bradley, E.** [US/US]; 209 Stoneleigh Drive, Cary, NC 27511 (US). **ANDREWS, Peter, S.** [US/US]; 221 Continental Dr., Durham, NC 27712 (US).

Published:

— *without international search report and to be republished upon receipt of that report*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: **LIGHT EMITTING DIODES INCLUDING MODIFICATIONS FOR SUBMOUNT BONDING AND MANUFACTURING METHODS THEREFOR**

(57) Abstract: Light emitting diodes include a substrate, an epitaxial region on the substrate that includes therein a diode region and a multilayer conductive stack on the epitaxial region opposite the substrate. A passivation layer extends at least partially on the multilayer conductive stack opposite the epitaxial region, to define a bonding region on the multilayer conductive stack opposite the epitaxial region. The passivation layer also extends across the multilayer conductive stack, across the epitaxial region and onto the substrate. The multilayer conductive stack can include an ohmic layer on the epitaxial region opposite the substrate, a reflector layer on the ohmic layer opposite the epitaxial region and a tin barrier layer on the reflector layer opposite the ohmic layer. An adhesion layer also may be provided on the tin barrier layer opposite the reflector layer. A bonding layer also may be provided on the adhesion layer opposite the tin barrier layer. A submount and a bond between the bonding layer and the submount also may be provided.

WO 03/010817 A2

LIGHT EMITTING DIODES INCLUDING MODIFICATIONS FOR SUBMOUNT BONDING AND MANUFACTURING METHODS THEREFOR

Cross-Reference to Related Applications

This application claims the benefit of and priority from Provisional Application Serial No. 60/352,941, filed January 30, 2002, entitled *LED Die Attach Methods and Resulting Structures*, Provisional Application Serial No. 60/307,311, filed July 23, 2001, entitled *Flip Chip Bonding of Light Emitting Diodes*, Provisional Application Serial No. 60/307,234, filed July 23, 2001 entitled *Thermosonic Bonding of Flip Chip Light-Emitting Diodes*, and Application Serial No. 10/057,821, filed January 25, 2002, entitled *Light Emitting Diodes Including Modifications for Light Extraction and Manufacturing Methods Therefor*, the disclosures of all of which are hereby incorporated herein by reference in their entirety as if set forth fully herein.

Field of the Invention

This invention relates to microelectronic devices and fabrication methods therefor, and more particularly to light emitting devices, such as light emitting diodes (LEDs) and manufacturing methods therefor.

Background of the Invention

Light emitting diodes are widely used in consumer and commercial applications. As is well known to those having skill in the art, a light emitting diode generally includes a diode region on a microelectronic substrate. The microelectronic substrate may comprise, for example, gallium arsenide, gallium phosphide, alloys thereof, silicon carbide and/or sapphire. Continued developments in LEDs have resulted in highly efficient and mechanically robust light sources that can cover the visible spectrum and beyond. These attributes, coupled with the potentially long service life of solid state devices, may enable a variety of new display applications, and may place LEDs in a position to compete with the well entrenched incandescent and fluorescent lamps.

Gallium Nitride (GaN)-based LEDs typically comprise an insulating or semiconducting substrate such as silicon carbide (SiC) or sapphire on which a plurality of GaN-based epitaxial layers are deposited. The epitaxial layers comprise an active or diode region having a p-n junction which emits light when energized.

LEDs may be mounted substrate side down onto a submount, also called a package or lead frame (hereinafter referred to as a "submount"). In contrast, flip-chip mounting of light emitting diodes involves mounting the LED onto the submount with the substrate side facing up (i.e. away from the submount). Light may be extracted and emitted through the substrate. Flip chip mounting may be an especially desirable technique for mounting SiC-based LEDs. In particular, since SiC has a higher index of refraction than GaN, light generated in the active or diode region generally does not totally internally reflect (i.e. reflect back into the GaN-based layers) at the GaN/SiC interface. Flip chip mounting of SiC-based LEDs also can improve the effect of certain substrate-shaping techniques known in the art. Flip chip packaging of SiC LEDs may have other benefits, such as improved heat dissipation, which may be desirable depending on the particular application for the LED.

Because of the high index of refraction of SiC, light passing through an SiC substrate tends to be totally internally reflected into the substrate at the surface of the substrate unless the light strikes the surface at a fairly low angle of incidence (i.e. fairly close to normal). The critical angle for total internal reflection generally depends on the material with which SiC forms an interface. It is possible to increase the light output from an SiC-based LED by shaping the SiC substrate in a manner that limits total internal reflection by causing more rays to strike the surface of the SiC at low angles of incidence. A number of such shaping techniques and resulting devices are taught in the above-cited U.S. Patent Application Serial No. 10/057,821.

One potential problem with flip-chip mounting is that when an LED is mounted on a submount using conventional techniques, a conductive die attach material such as silver epoxy is deposited on the LED and/or on the package, and the LED and the submount are pressed together. This can cause the viscous conductive die attach material to squeeze out and make contact with the N-type substrate and/or layers in the device, thereby forming a Schottky diode connection that can short-circuit the p-n junction in the active region.

Metal-metal bonds formed by soldering, thermosonic scrubbing and/or thermocompression bonding are alternative attach techniques. However, tin (Sn) is a component of most types of solder, and migration of Sn from the bonded surface into the device can cause unwanted degradation of the device. Such migration can interfere with metal-semiconductor interfaces such as ohmic contacts and/or the function of metal-metal interfaces such as reflective interfaces that serve as mirrors.

Summary of the Invention

Light emitting diodes according to some embodiments of the present invention include a substrate, an epitaxial region on the substrate that includes therein a diode region, and a multilayer conductive stack including a barrier layer on the epitaxial region opposite the substrate. A passivation layer extends at least partially on the multilayer conductive stack opposite the epitaxial region, to define a bonding region on the multilayer conductive stack opposite the epitaxial region. The passivation layer also extends across the multilayer conductive stack, across the epitaxial region and onto the substrate.

In some embodiments of the present invention, the passivation layer is non-wettable to a bonding material that is used to attach the bonding region to a submount. In other embodiments of the present invention, the multilayer conductive stack and the epitaxial region both include a sidewall, and the passivation layer extends on the sidewalls of the multilayer conductive stack and the epitaxial region. In still other embodiments of the present invention, a bonding layer is provided on the bonding region. In some embodiments of the present invention, the bonding layer includes a sidewall and the passivation layer also extends onto the sidewall of the bonding layer. In yet other embodiments, the passivation layer does not extend on the bonding layer sidewall. In still other embodiments of the present invention, an adhesion layer and/or a solder wetting layer are provided between the multilayer conductive stack and the bonding layer. In yet other embodiments of the present invention, the adhesion layer includes an adhesion layer sidewall and the passivation layer also extends on the adhesion layer sidewall. In still other embodiments, the passivation layer does not extend on the adhesion layer sidewall.

In still other embodiments of the present invention, the substrate includes a first face adjacent the epitaxial region and a second face opposite the epitaxial region. In some embodiments of the present invention, the bonding layer has smaller surface area than the multilayer conductive stack, the multilayer conductive stack has smaller surface area than the epitaxial region and the epitaxial region has smaller surface area than the first face. In other embodiments of the present invention, the second face also has smaller surface area than the first face.

Still other embodiments of the present invention include a submount and a bond between the bonding region and the submount. In some embodiments of the

present invention, the bond is a thermocompression bond. In other embodiments of the present invention, the bond comprises solder.

Light emitting diodes according to other embodiments of the present invention include a substrate having first and second opposing faces, the second face having
5 smaller surface area than the first face. An epitaxial region is provided on the first face that includes therein a diode region. An ohmic layer is on the epitaxial region opposite the substrate. A reflector layer is on the ohmic layer opposite the epitaxial region. A barrier layer is on the reflector layer opposite the ohmic layer. An adhesion
10 layer is on the barrier layer opposite the reflector layer. A bonding layer is on the adhesion layer opposite the barrier layer. In other embodiments, a solder wetting layer is on the adhesion layer opposite the barrier layer. Other embodiments of the present invention further comprise a submount and a bond between the bonding layer and the submount.

In some embodiments of the present invention, the ohmic layer comprises
15 platinum, palladium, nickel/gold, nickel oxide/gold, nickel oxide/platinum, titanium and/or titanium/gold. In still other embodiments of the present invention, the reflector layer comprises aluminum and/or silver. In some embodiments of the present invention, the barrier layer comprises tungsten, titanium/tungsten and/or titanium
20 nitride/tungsten. In other embodiments of the present invention, the barrier layer comprises a first layer comprising tungsten, and a second layer comprising nickel on the first layer. In some embodiments of the present invention, the solder has a reflow temperature of less than about 210°C, and the barrier layer comprises a layer of titanium/tungsten that is between about 500Å thick and about 50,000Å thick. In other
25 embodiments of the present invention, the solder has a reflow temperature of more than about 210°C and the barrier layer comprises a first layer of titanium/tungsten that is about 5000Å thick, and a second layer comprising nickel that is about 2000Å thick, on the first layer. In still other embodiments of the present invention, the solder has a reflow temperature of more than about 250°C and the barrier layer comprises a first
30 layer of titanium/tungsten that is about 5000Å thick and a second layer comprising nickel that is about 2000Å thick, on the first layer.

In other embodiments of the present invention, the epitaxial region has smaller surface area than the second face. The barrier layer, the reflector layer and the ohmic layer have same surface area which is less than that of the epitaxial region. The adhesion layer and the bonding layer have same surface area that is smaller than that

of the barrier layer, the reflective layer and the ohmic layer. In still other embodiments of the present invention, a passivation layer as was described above also may be provided.

Passivation layers according to some embodiments of the present invention provide means for preventing an external short circuit across the epitaxial region. Moreover, a barrier layer comprising a tungsten, titanium/tungsten and/or titanium nitride/tungsten layer or titanium/tungsten and nickel layers according to some embodiments of the present invention provide means for reducing migration of tin and/or other potentially deleterious materials into the multilayer conductive stack.

Light emitting diodes may be fabricated, according to some embodiments of the present invention, by epitaxially forming a plurality of spaced apart mesa regions on a substrate, wherein the mesa regions include therein a diode region. First reduced area regions are defined on the mesa regions, for example using photolithography. A multilayer conductive stack that includes a barrier layer is formed on the first reduced area regions of the mesa regions. A passivation layer is formed on the substrate between the mesa regions, on exposed portions of the mesa regions and on exposed portions of the multilayer conductive stacks. The barrier layer defines second reduced area regions on the multilayer conductive stacks. A bonding layer is formed on the second reduced area regions of the multilayer conductive stacks. The substrate is then diced between the mesas, to produce a plurality of light emitting diodes. In other embodiments of the present invention, the dicing is followed by bonding the bonding layer to a submount. In some embodiments of the present invention, thermocompression bonding is used. In other embodiments of the present invention, solder bonding is used.

25

Brief Description of the Drawings

Figures 1-10 are cross-sectional views of light emitting diodes according to some embodiments of the present invention during intermediate fabrication steps according to some embodiments of the present invention.

Figures 11A-12D graphically illustrate test results for light emitting diodes according to some embodiments of the present invention.

Detailed Description of Preferred Embodiments

The present invention now will be described more fully hereinafter with reference to the accompanying figures, in which embodiments of the present invention are shown. This invention may, however, be embodied in many alternate
5 forms and should not be construed as limited to the embodiments set forth herein.

Accordingly, while the present invention is susceptible to various modifications and alternative forms, specific embodiments thereof are shown by way of example in the drawings and will herein be described in detail. It should be understood, however, that there is no intent to limit the present invention to the
10 particular forms disclosed, but on the contrary, the present invention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the present invention as defined by the claims. Like numbers refer to like elements throughout the description of the figures. In the figures, the dimensions of layers and regions may be exaggerated for clarity. It will also be understood that when an
15 element, such as a layer, region or substrate, is referred to as being "on" another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element, such as a layer, region or substrate, is referred to as being "directly on" another element, there are no intervening elements present. Moreover, each embodiment described and illustrated herein includes its
20 complementary conductivity type embodiment as well.

Embodiments of the present invention now will be described generally with reference to gallium nitride-based light emitting diodes on silicon carbide-based substrates. However, it will be understood by those having skill in the art that many embodiments of the present invention may employ any combination of a substrate that
25 is non-absorbing or transparent to the emitted light and an index matched light emitting diode epitaxial layer. In some embodiments of the present invention, the refractive index of the substrate is greater than that of the diode. Accordingly, combinations can include an AlGaInP diode on a GaP substrate; an InGaAs diode on a GaAs substrate; an AlGaAs diode on a GaAs substrate; an SiC diode on an SiC
30 substrate, an SiC diode on a sapphire (Al_2O_3) substrate; and/or a nitride-based diode on a gallium nitride, silicon carbide, aluminum nitride, zinc oxide and/or other substrate.

Some embodiments of the present invention provide a metal stack with a passivation layer on its perimeter that defines a bonding region on LED devices that

can be well suited for die attachment via soldering and/or thermosonic scrub bonding. Other embodiments of the present invention provide LED devices that can be flip chip mounted using soldering and/or thermosonic bonding, and that include a barrier layer that can reduce or eliminate unwanted degradation of the metal and/or semiconductor layers of the LED. Still other embodiments of the present invention can provide both the passivation layer and the barrier layer. Yet other embodiments of the present invention provide methods of fabricating these LED devices. Passivation layers according to some embodiments of the present invention can provide means for preventing a short circuit across the diode region. Moreover, barrier layers according to some embodiments of the present invention can provide means for reducing migration of tin and/or other undesired materials into the LED.

In a conventional sapphire-based approach, an LED, also referred to as a chip or die, is attached to a submount with a clear epoxy. In the case of LEDs having conductive SiC substrates, a conducting silver filled epoxy is typically used to attach the LED and the submount to one another. Conventional nitride-based LEDs on SiC or sapphire substrates generally are packaged with the epitaxial side up and with the substrate bonded to the submount.

Some embodiments of conventional SiC-based LEDs have an n-type conductive substrate and an epitaxial region on the substrate that includes one or more n-type epitaxial layers and one or more p-type epitaxial layers to define a diode region. A transparent ohmic contact may be formed on the p-type epitaxial LED surface. As discussed in U.S. Patent Application Serial No. 10/057,821, referenced above, it may be beneficial to form a reflector layer over the thin transparent ohmic contact to improve light extraction from the device. The reflective layer can serve to spread electric current uniformly across the thin contact, and also to reflect light back into the substrate, away from the submount.

Unfortunately, if Sn and/or other contaminants from a solder or thermosonic/thermocompression bond migrates from the bonding surface to the reflector layer, the reflector layer may become less reflective. Moreover, if the contaminants migrate beyond the reflector to the transparent ohmic contact, the transparent ohmic contact may develop a higher specific contact resistivity, thus increasing the forward voltage (V_F) of the device. Both of these results may be characterized as degradation of the device.

A reflective layer may comprise Ag and/or Al, and the thin transparent ohmic layer can comprise Pt, Pd, Ni, Ti, Au or a combination of these elements.

Unfortunately, Sn readily forms alloys with Ag, Pt, Au and with numerous other metals used in semiconductor manufacturing.

5 A first portion of a series of conductive layers (referred to herein as a "multilayer conductive stack") that may be formed on the p-type surface of an LED according to some embodiments of the present invention comprises an ohmic layer, a reflector layer, and a barrier layer. In some embodiments, the barrier layer comprises a thin layer of titanium, titanium/tungsten (TiW) and/or titanium
10 nitride/tungsten (TiNW). In other embodiments, the barrier layer comprises a first layer of titanium/tungsten and a second layer comprising nickel on the first layer.

In some embodiments of the present invention, this portion of the multilayer conductive stack and the top of the device are passivated with a passivation layer, such as an insulating layer to which a solder or eutectic die attach material will not
15 wet. The passivation layer can be formed by conventional spin-on or deposition techniques such as Chemical Vapor Deposition (CVD) and/or reactive sputtering, and it can comprise an insulating oxide and/or nitride such as silicon dioxide and/or silicon nitride.

In some embodiments of the present invention, an opening in the passivation
20 layer is then formed with lateral dimensions (i.e. surface area) that are smaller than the lateral dimensions of the barrier layer such that only a portion of the surface of the barrier layer is exposed. Such an opening can be produced using conventional photolithography and etching techniques. An optional adhesion layer that may comprise Ti, is formed in the opening and a thick bonding layer that may comprise
25 Au, Sn and/or AuSn also is formed. In other embodiments, an optional solder wetting layer is provided between the adhesion layer and the bonding layer. The solder wetting layer can provide an enhanced mechanical connection between the solder and the LED, which can increase the shear strength of the connection.

In some embodiments of the present invention, the bonding layer can serve to
30 protect the barrier layer if mechanical stress is to be applied to the multilayer conductive stack by a probe tip during electrical tests. Furthermore, in other embodiments of the present invention, the Au in the bonding layer can serve to protect the barrier layer from oxidation. In yet other embodiments of the present invention, AuSn may be employed in the bonding layer as a eutectic die attach

material that may be used to bond an LED and a submount to one another via thermosonic or thermocompression bonding as an alternative to solder bonding.

Multilayer conductive stacks according to some embodiments of the present invention can be well suited for solid state devices in that some embodiments of the present invention can provide a stack that is considerably thinner than may be achieved if a solder barrier is formed using Ni or NiV. In some embodiments of the present invention, a barrier layer comprising W, TiW and/or TiNW and/or W and Ni layers can be less than half of the thickness that may be used if only Ni were used as the barrier layer. This may be advantageous when considering the generally small lateral dimensions of solid state devices and when considering the potential difficulty associated with the use of conventional fabrication techniques if large topographical dimensions are present. The barrier layer also can provide a desired vertical barrier against Sn and/or other undesired migration.

Passivation layers according to some embodiments of the invention can cover the entire epitaxial surface of the LED except for a reduced area opening that exposes the barrier layer, and can provide a dam to reduce or prevent Sn and/or other undesired migration into the reflective mirror layer or the ohmic contact, or down the edges of the metal stack. In the case of an LED having a conducting substrate, passivation layers according to some embodiments of the invention also can serve to keep the die attach material from contacting the substrate which could produce undesired effects such as formation of a parasitic Schottky diode.

Large area LEDs operating at high power levels may use packaging that has low thermal resistance to reduce or prevent degradation of the device performance. Epoxy based die attach materials may have high thermal resistance in comparison to metal die attach materials. In a flip-chip configuration, the p-n junction region of an LED is mounted extremely close to the heat sinking package, which can bypass the thermal resistance of the substrate. This may be used for large-area SiC-based LEDs in some embodiments of the present invention, despite the low thermal resistance of SiC. The metal-metal bond provided by some embodiments of the present invention also may be used in LEDs having sapphire substrates, due to the high thermal resistance of sapphire. Consequently, some embodiments of the present invention may be used for large area LEDs, which may benefit from employing a junction down (flip-chip) metal-metal die attach configuration. Other embodiments of the present invention may be used with small-area LEDs.

Some embodiments of the present invention also may increase the permissible temperature range that the device can withstand during subsequent packaging and assembly steps. Metal-metal bonds can be engineered for subsequent thermal cycles, for example, where the LED is mounted to a printed circuit board. If the LED die is
5 attached to its submount with a AuSn thermosonic or thermocompression bond at 300°C or by SnAg solder at 230°C, subsequent processing cycles using SnPb solder at 200°C may not cause mechanical failure by reflowing the die attach bond. That is, subsequent processing at elevated temperatures may not cause the LED die to detach from the submount. In contrast, LEDs using epoxy based die attach methods may not
10 withstand high thermal cycles. Moreover, clear epoxy can become discolored during thermal processing, resulting in unwanted light attenuation.

Some embodiments of the present invention may also increase the shear strength of resulting bonds between the LED and the submount. Inclusion of a solder barrier layer which reduces or prevents tin and/or other unwanted materials from
15 reaching the epitaxial layers of the device can preserve the adhesive strength of the metal-semiconductor interface and can result in a more robust, mechanically stable device. In particular, it has been found that embodiments that include a nickel solder wetting layer beneath a gold bonding layer may exhibit superior shear strength.

In addition, some embodiments of the present invention may improve the
20 thermal conductivity of the resulting device. This effect may be particularly apparent in so-called "power" or large area LEDs which may carry a substantially higher current than conventional LEDs. In such LEDs, some embodiments of the present invention can prevent or reduce "voiding" within the metallic layers. Voiding refers to the formation of physical voids or spaces within a metallic region. Some
25 embodiments of the present invention may serve to maintain a tight grain structure within such metallic layers, thereby allowing the device to maintain a high thermal conductivity despite operation at high power levels with correspondingly high junction temperatures. Improved thermal conductivity also may help reduce degradation of encapsulant materials in which LEDs, and in particular power LEDs,
30 are packaged. Such encapsulants are typically sensitive to heat and may yellow and become less transparent after expose to high temperatures for extended periods of time. By improving the thermal conductivity of the LED mount interface, less heat may be dissipated through the encapsulant, which can result in reduced degradation.

Figure 1 illustrates an LED device precursor **10** according to some embodiments of the present invention, comprising a substrate **20** having first and second opposing faces **20a** and **20b**, respectively, and an epitaxial region **22** formed on the first face **20a** of the substrate **20**. Substrate **20** may comprise silicon carbide, sapphire, aluminum nitride, gallium nitride or any other suitable conductive or non-conductive substrate material. In some embodiments of the present invention, the substrate **20** comprises conductively doped SiC. In some embodiments of the present invention, the substrate **20** is transparent to optical radiation in a predetermined wavelength range. In some embodiments of the present invention, epitaxial region **22** comprises a conductive buffer layer and a plurality of Group III-nitride epitaxial layers, at least some of which provide a diode region. The dimensions of the substrate, epitaxial layers and metal layers shown in Figures 1-10 are not drawn to scale but are exaggerated for illustrative purposes. A thin SiO₂ and/or other layer (not shown) may optionally be formed, for example, by Plasma Enhanced Chemical Vapor Deposition (PECVD) on the surface of the epitaxial region **22** to protect it during subsequent processing and cleaning steps.

Subsequent to deposition of the epitaxial region **22**, the epitaxial region **22** is patterned as shown in Figure 2 to form a plurality of mesas **30** each having sidewalls **30a**, **30b**. Although not illustrated in Figure 2, the mesas **30** may extend into the substrate **20**. Moreover, in some embodiments of the present invention, the mesas **30** may be formed by selective epitaxial growth through openings in a mask, rather than blanket epitaxial growth and etching.

Still referring to Figure 2, in some embodiments of the present invention, a layer of photoresist **24** and/or other material is formed on the surface of the precursor **10** and patterned to expose the surface of the mesas **30**, thereby defining a first reduced area **30c** on the surface of the mesas **30**. If an optional SiO₂ layer is present, it may be etched through the openings in the photoresist **24** to expose the first reduced area **30c** on the epitaxial surface layer of the epitaxial region **22** in the mesa **30**.

A multilayer conductive stack **35** is then formed on the first reduced areas **30c** of the mesas **30** using, for example, conventional lift-off techniques. As shown in Figure 3, the multilayer conductive stack **35** includes an ohmic layer **32**, a reflector layer **34** and a barrier layer **36**. In some embodiments of the present invention, the ohmic layer **32** comprises platinum, but in other embodiments it may comprise palladium, nickel/gold, nickel oxide/gold, nickel oxide/platinum, titanium and/or

titanium/gold. Other embodiments of ohmic layers are described in the above-referenced Application Serial No. 10/057,821. If the ohmic layer 32 comprises Pt, it is about 25Å thick in some embodiments of the present invention. The reflector layer 34 may comprise any suitable reflective metal, and may comprise Al or Ag. The reflector layer 34 is about 1000Å thick in some embodiments of the present invention. Other embodiments of reflector layers are described in the above-referenced Application Serial No. 10/057,821.

In some embodiments of the present invention, the barrier layer 36 can be a solder barrier layer to prevent solder metals such as tin from reacting with the reflector layer 34 and/or ohmic layer 32. The barrier layer 36 comprises W, TiW and/or TiN/W and is between about 500Å and about 50,000Å thick in some embodiments of the present invention, and is about 5000Å thick in other embodiments of the present invention. In other embodiments of the invention, the barrier layer 36 may comprise TiW having a composition of about 5% Ti and about 95% W.

Other embodiments of the barrier layer 36 that comprise tungsten or titanium/tungsten and that are between about 500Å thick to about 3000Å thick, may be used when a solder bonding operation (described below) is performed at a reflow temperature of less than about 210°C. For example, when eutectic gold/lead/tin solders are used at reflow temperatures of about 190°C to about 210°C, a barrier layer comprising between about 500Å and about 3000Å of titanium/tungsten may be used, according to some embodiments of the present invention.

In other embodiments of the present invention, higher reflow temperatures may be used to accommodate other solders, such as solders comprising tin, silver and antimony, that have a reflow temperature of about 220°C to about 260°C. One example of these solders is a Kester brand R276AC silver-tin solder paste that is about 96.5% tin and about 3.5% silver. Accordingly, in some embodiments of the present invention, the barrier layer 36 comprises a first layer of tungsten or titanium/tungsten 36a that is about 5000Å thick, and a second layer 36b comprising nickel that is about 2000Å thick, on the first layer, 36a. It has been found that some of these embodiments of the present invention can withstand temperatures of between about 325° and about 350°C, for about five minutes, without substantially increasing the forward voltage (V_F) or reduce the light output of the LED. Thus, in some embodiments of the present invention, a multilayer barrier layer 36 comprising a layer

of tungsten or titanium/tungsten 36a and a layer of nickel 36b is used with solders that have a reflow temperature of more than about 200°C. In other embodiments of the present invention, these multilayer barrier layers may be used with solders that have a reflow temperature of more than about 250°C.

5 In some embodiments of the present invention, tungsten, silver and platinum are deposited, for example, using an e-beam technique. TiW may be deposited using an e-beam technique, but in other embodiments of the present invention, Ti and W are simultaneously sputter deposited. In addition, the TiW may be sputter deposited in the presence of nitrogen to form a TiN/TiW layer that also forms a barrier to Sn
10 diffusion, in other embodiments of the present invention.

In yet other embodiments of the present invention, the barrier layer 36 may consist essentially of nickel or NiV. In other embodiments of the present invention, the barrier layer 36 may comprise a 2500Å nickel solder barrier covered completely with a layer of gold between about 500Å and 10,000Å thick. The gold layer can
15 prevent the nickel layer from oxidizing. However, the use of a nickel barrier layer may result in unacceptably high degradation of optical and electrical performance at elevated temperature and current levels due to tin migration. Moreover, thicker films of nickel may be difficult to use since the film stress may be high. This may create concern with respect to delamination of the nickel from the adjacent reflective and/or
20 ohmic layers. Moreover, the presence of Au at the edges of the barrier layer may create a path for Sn to migrate down and around the edges of the barrier.

Referring now to Figure 4, in some embodiments of the present invention, a passivation layer 40 is deposited or otherwise formed on the first (or epitaxial-side) surface 20a of device precursor 10. In some embodiments of the present invention,
25 passivation layer 40 may comprise SiO₂ and/or SiN (which may be deposited in stoichiometric or non-stoichiometric amounts) and may be deposited by conventional techniques such as PECVD and/or reactive sputtering. The passivation layer 40 is about 1500 Å thick in some embodiments of the present invention. As also shown in Figure 4, this blanket deposition also forms the passivation layer on the sidewalls of
30 the mesas 30 and the multilayer conductive stack 35, and on the exposed surface of the barrier layer 36.

Referring now to Figure 5, the passivation layer 40 is patterned with an etch mask (such as a photoresist) to provide a first patterned passivation layer 40a and to selectively reveal a second reduced area portion 36c of the surface of barrier layer 36.

In other embodiments of the present invention, a lift off technique may be used to expose the second reduced area portion 36c of the surface of the barrier layer 36. In still other embodiments of the present invention, selective deposition of the passivation layer 40a may be used so that a separate patterning step need not be used.

5 Still referring to Figure 5, an optional adhesion layer 55 comprising, for example, Ti is then deposited on the second reduced area 36c of the barrier layer 36 and a bonding layer 60 is deposited on the adhesion layer 55. These depositions may be performed using the patterned passivation layer 40a as a mask and/or using lift-off techniques. The adhesion layer 55 is about 1000 Å thick in some embodiments of the
10 present invention. The bonding layer 60 may comprise Au, Sn and/or AuSn and is about 1000Å thick in some embodiments. The bonding layer 60 may be up to about 1µm thick (if Au) or about 1.7µm thick (if AuSn) in some embodiments of the present invention. However, in some embodiments, use of a layer of Au that is thicker than about 1000Å may lead to inconsistent solder reflow processing or Au embrittlement
15 of the solder attachment, which may result in low shear strength. As shown, the patterned passivation layer 40a also is on the sidewalls of the adhesion layer 55 and the bonding layer, according to some embodiments of the present invention. In other embodiments, the patterned passivation layer 40a does not extend on the sidewalls of the adhesion layer 55 and the bonding layer 60. In these embodiments, the
20 passivation layer may extend on the sidewalls of the conductive stack 35. According to other embodiments of the present invention, the bonding layer 60 extends away from the multilayer conductive stack 35, to beyond the patterned passivation layer 40a. In yet other embodiments, the bonding layer 60 does not extend to beyond the outer surface of the patterned passivation layer 40a.

25 For devices formed on conductive substrates, ohmic contacts and a wire bond pad (not shown) are formed on the second substrate face 20b opposite the epitaxial region to form a vertically-conductive device. Many such embodiments are described in Application Serial No. 10/057,821. For devices formed on non-conductive
30 substrates, ohmic contacts and metal bonding layers (not shown) may be formed on an n-type epitaxial region of the device to form a horizontally-conductive device. Many such embodiments also are shown in Application Serial No. 10/057,821.

Referring now to Figure 6, the precursor 10 is diced into individual light emitting diodes 100. Figure 6 also shows that LEDs 100 may be sawed such that they

have a beveled sidewall configuration 70 to increase light extraction. Many other embodiments of substrate shaping are described in Application Serial No. 10/057,821.

Accordingly, Figure 6 illustrates light emitting diodes 100 according to some embodiments of the present invention that include a substrate 20, an epitaxial region (referred to previously as a mesa) 30 on the substrate 20 that includes therein a diode region, a multilayer conductive stack 35 on the epitaxial region 30 opposite the substrate 20, and a passivation layer 40b that extends at least partially on the multilayer conductive stack 35 opposite the epitaxial region 30, to define a reduced area bonding region 36c on the multilayer conductive stack 35 opposite the epitaxial region 30. In some embodiments, the passivation layer 40b also extends across the multilayer conductive stack 35, across the epitaxial region 30, and onto the first substrate face 20a. As also shown in Figure 6, in some embodiments of the present invention, the multilayer conductive stack 35 and the epitaxial region 30 both include sidewalls, and the passivation layer 40b extends on the sidewalls of the multilayer conductive stack 35 and of the epitaxial region 30. As also shown in Figure 6, a bonding layer 60 is provided on the bonding region 36c. The bonding layer 60 also includes a bonding layer sidewall, and the passivation layer 40b may or may not extend onto the bonding layer sidewall. Finally, an adhesion layer 55 may be provided between the multilayer conductive stack 35 and the bonding layer 60, and the passivation layer 40b also may or may not extend onto the sidewall of the adhesion layer 55 and/or the bonding layer 60.

Still referring to Figure 6, in some embodiments of the present invention, the substrate 20 includes a first face 20a adjacent the epitaxial region 30 and a second face 20b opposite the epitaxial region. As illustrated in Figure 6, the bonding layer 60 has smaller surface area than the multilayer conductive stack 35 and the multilayer conductive stack 35 has smaller surface area than the epitaxial region 30. The epitaxial region 30 has smaller surface area than the first face 20a. The second face 20b also has smaller surface area than the first face 20a.

Figure 6 also illustrates light emitting diodes according to some embodiments of the invention that include a substrate 20 having first and second opposing faces 20a and 20b, respectively, the second face 20b having smaller surface area than the first face. An epitaxial region 30 is on the first face 20a, and includes therein a diode region. An ohmic layer 32 is on the epitaxial region 30 opposite the substrate 20. A reflector layer 34 is on the ohmic layer 32 opposite the epitaxial region 30. A barrier

layer 36 is on the reflector layer 34 opposite the ohmic layer 32. An adhesion layer 55 is on the barrier layer 36 opposite the reflector layer 34. Finally, a bonding layer 60 is on the adhesion layer 55 opposite the barrier layer 36.

As also shown in Figure 6, in some embodiments of the present invention, the barrier layer 36 comprises tungsten, titanium/tungsten and/or titanium nitride/tungsten. In other embodiments of the present invention, the tin barrier layer 36 comprises a first layer 36a comprising tungsten and a second layer 36b comprising nickel on the first layer 36a comprising tungsten.

As also shown in Figure 6, in some embodiments of the present invention, the epitaxial region 30 has smaller surface area than the first face 20a. The barrier layer 36, the reflector layer 34 and the ohmic layer 32 have same surface area, that surface area being less than that of the epitaxial region 30. The adhesion layer 55 and the bonding layer 60 have same surface area, that surface area being smaller than that of the barrier layer 36, the reflector layer 34 and the ohmic layer 32.

Finally, as also shown in Figure 6, in some embodiments of the invention, the epitaxial region 30, the ohmic layer 32, the reflector layer 34, the barrier layer 36, the adhesion layer 55 and the bonding layer 60 each include a sidewall and the light emitting diode 100 further includes a passivation layer 40b on the sidewalls of the epitaxial region 30, the ohmic layer 32, the reflector layer 34 and the barrier layer 36. The passivation layer also may or may not extend onto the sidewalls of the adhesion layer 55 and/or the bonding layer 60. The passivation layer 40b also may extend on the first face 20a of the substrate 20.

Figure 7 illustrates other embodiments of the present invention in which the bonding layer 60 comprises a solder wetting layer 62 and a wetting passivation layer 64. In some embodiments, the solder wetting layer 62 comprises nickel and is about 2000Å thick. In some embodiments, the wetting passivation layer 64 comprises Au and is about 500Å thick. Use of the nickel solder wetting layer 62 can provide an enhanced mechanical bond to the solder, which can increase the shear strength of the connection and can reduce the possibility of mechanical failure, according to some embodiments of the invention.

Figure 8 illustrates other embodiments of the present invention in which the bonding layer 60 and optional adhesion layer 55 do not extend beyond the outer edge 40c of the passivation layer 40b. This configuration may be used when solder

bonding is used to mount the LED to a lead frame, according to some embodiments of the invention.

Figures 1-8 also illustrate methods of fabricating a plurality of light emitting diodes according to some embodiments of the present invention. These methods comprise epitaxially forming a plurality of spaced apart mesa regions **30** on a substrate **20**, the mesa regions including therein a diode region (Figure 2). A first reduced area region **30c** is defined on the mesa regions (Figure 2). A multilayer conductive stack **35** that includes a barrier layer, is formed on the first reduced area regions **30c** of the mesa regions **30** (Figure 3). A passivation layer **40a** is formed on the substrate **20** between the mesa regions **30**, on exposed portions of the mesa regions and on exposed portions of the multilayer stack **35**, the passivation layer **40a** defining a second reduced area region **36c** on the multilayer conductive stack **35** (Figures 4 and 5). A bonding layer **60** then is formed on the second reduced area regions **36c** of the multilayer conductive stacks **35** (Figure 5). The substrate **20** is diced between the mesas **30** to produce the plurality of light emitting diodes **100** (Figure 6).

Referring now to Figures 9 and 10, once the LED **100** has been diced, the LED and a conductive submount **75** are attached to one another as illustrated in Figures 9 and 10. Figure 9 illustrates embodiments of the present invention in which the LED **100** is mounted in a "flip-chip" configuration with the epitaxial side down, via thermosonic and/or thermocompression bonding. That is, instead of using an epoxy or a solder to form a mechanical connection or bond between the LED **100** and the submount **75**, the bonding layer **60** of LED **100** is thermosonically or thermocompressively bonded directly to the submount **75** as described, for example, in United States Provisional Application Serial No. 60/307,234.

In some embodiments of thermosonic or thermocompression bonding according to some embodiments of the present invention, the LED chip **100** is placed into mechanical contact with the submount and subjected to mechanical and/or sonic stimulation at a temperature greater than the eutectic temperature of the bonding metal. The bonding metal thus forms a bond with the metallic submount, which provides an electromechanical connection between the LED and the submount. In embodiments of the present invention in which the bonding layer **60** has an Au/Sn relative composition of about 80%/20%, the temperature used for thermosonic bonding may be approximately 300 °C.

The presence of the barrier layer 36 and/or the passivation layer 40b can reduce or prevent unwanted interaction between metals in the bonding layer 60 with the reflective layer 34 and/or the ohmic layer 32. The barrier layer 36 and/or the passivation layer 40 may also serve to retard or inhibit unwanted migration of metal along the edge of the metal stack 35.

In other embodiments of the present invention, the LED 100 may be mounted on the submount 75 using a metal solder 80 such as SnAg, SnPb and/or other solders as illustrated in Figure 10. The passivation layer 40b can reduce or prevent Sn from solder 80 from migrating to (and thereby potentially degrading) the reflective layer 34 and/or ohmic layer 32. The passivation layer 40b also can reduce or prevent conductive solder 80 from contacting the substrate 20 and mesa sidewalls, which may otherwise result in the formation of unwanted parasitic Schottky contacts to n-type regions of the device 100. Other bonding techniques that may be used, according to other embodiments of the present invention, are disclosed in the above-cited Provisional Application Serial No. 60/307,311.

Test Results

The following test results are illustrative and shall not be construed as limiting the scope of the present invention. Figures 11A-11D graphically illustrate test results for a 2500Å Ni solder barrier while Figures 12A-12D graphically illustrate results for a 5000Å TiW barrier.

In a first test, the high temperature operating life (HTOL) of a number of LED samples was measured. In this test, twenty LEDs were fabricated with TiW solder barriers 36, SiN passivation layers 40b and gold bonding layers 60. Twenty LEDs also were fabricated with the same structure except that they used an Ni solder barrier. The devices were mounted on silver-plated 5mm radial lead frames via solder bonding. The devices were then operated at a forward current of 20mA while being maintained at a temperature of 85°C. Optical output power and V_F were measured after 24, 168, 336, 504, 672, 864 and 1008 hours. As shown in Figures 11A and 12A, the devices with the Ni barrier exhibited larger degradation in light output, compared to the devices with the TiW barrier. Moreover, V_F increased more in the Ni barrier devices (Figure 11B) than in the TiW barrier devices (Figure 12B).

In a second test, twenty LEDs were fabricated with TiW solder barriers 36, SiN passivation layers 40b and gold bonding layers 60, and twenty LEDs were

fabricated with the same structure except that they used the Ni barrier. The devices were mounted as described above in reference to the HTOL tests and operated at a pulsed forward current of 70 mA (25% duty cycle at 4 kHz) for a period of 504 hours while being maintained at a temperature of 85°C and a relative humidity of 85%.

- 5 Optical output power and V_F were measured after 24, 168, 336, 504, 672, 864 and 1008 hours. As shown in Figures 11C and 12C, larger degradation in light output occurred with the Ni barrier and, as shown in Figures 11D and 12D, a larger increase in V_F occurred with the Ni barrier.

- 10 In the drawings and specification, there have been disclosed typical preferred embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.

What is Claimed is:

1. A light emitting diode comprising:
a substrate;
an epitaxial region on the substrate that includes therein a diode region;
5 a multilayer conductive stack including a barrier layer, on the epitaxial region
opposite the substrate; and
a passivation layer that extends at least partially on the multilayer conductive
stack opposite the epitaxial region to define a bonding region on the multilayer
conductive stack opposite the epitaxial region, the passivation layer also extending
10 across the multilayer conductive stack, across the epitaxial region and onto the
substrate.
2. A light emitting diode according to Claim 1 wherein the passivation
layer is non-wettable to a bonding material that is used to attach the bonding region to
15 a submount.
3. A light emitting diode according to Claim 1 wherein the multilayer
conductive stack includes a multilayer conductive stack sidewall, wherein the
epitaxial region includes an epitaxial region sidewall and wherein the passivation
20 layer extends on the multilayer conductive stack sidewall and on the epitaxial region
sidewall.
4. A light emitting diode according to Claim 1 further comprising a
bonding layer on the bonding region.
25
5. A light emitting diode according to Claim 1 wherein the bonding layer
includes a bonding layer sidewall and wherein the passivation layer also extends on
the bonding layer sidewall.
- 30 6. A light emitting diode according to Claim 1 wherein the bonding layer
includes a bonding layer sidewall and wherein the passivation layer does not extend
on the bonding layer sidewall.

7. A light emitting diode according to Claim 4 further comprising an adhesion layer between the multilayer conductive stack and the bonding layer.

8. A light emitting diode according to Claim 4 further comprising a solder wetting layer between the multilayer conductive stack and the bonding layer.

9. A light emitting diode according to Claim 8 wherein the solder wetting layer comprises nickel.

10. A light emitting diode according to Claim 7 wherein the adhesion layer includes an adhesion layer sidewall and wherein the passivation layer also extends on the adhesion layer sidewall.

11. A light emitting diode according to Claim 7 wherein the adhesion layer includes an adhesion layer sidewall and wherein the passivation layer does not extend on the adhesion layer sidewall.

12. A light emitting diode according to Claim 4 wherein the substrate includes a first face adjacent the epitaxial region and a second face opposite the epitaxial region, wherein the bonding layer has smaller surface area than the multilayer conductive stack, wherein the multilayer conductive stack has smaller surface area than the epitaxial region and wherein the epitaxial region has smaller surface area than the first face.

13. A light emitting diode according to Claim 12 wherein the second face has smaller surface area than the first face.

14. A light emitting diode according to Claim 1 further comprising a submount and a bond between the bonding region and the submount.

15. A light emitting diode according to Claim 14 wherein the bond is a thermocompression bond.

16. A light emitting diode according to Claim 14 wherein the bond comprises solder.

17. A light emitting diode according to Claim 4 wherein the bonding layer
5 extends away from the multilayer conductive stack to beyond the passivation layer.

18. A light emitting diode according to Claim 4 wherein the bonding layer does not extend away from the multilayer conductive stack to beyond the passivation layer.

10

19. A light emitting diode according to Claim 1 wherein the substrate comprises silicon carbide and wherein the epitaxial region comprises gallium nitride.

20. A light emitting diode according to Claim 1 wherein the multilayer
15 conductive stack comprises an ohmic layer, a reflector layer and the barrier layer.

21. A light emitting diode according to Claim 20 wherein the ohmic layer comprises platinum, palladium, nickel/gold, nickel oxide/gold, nickel oxide/platinum, titanium and/or titanium/gold and wherein the reflector layer comprises aluminum
20 and/or silver.

22. A light emitting diode according to Claim 20 wherein the barrier layer comprises tungsten, titanium/tungsten and/or titanium nitride/tungsten.

23. A light emitting diode according to Claim 20 wherein the barrier layer
25 comprises about 95% tungsten and about 5% titanium.

24. A light emitting diode according to Claim 1 wherein the barrier layer comprises tungsten, titanium/tungsten and/or titanium nitride/tungsten.

30

25. A light emitting diode according to Claim 1 wherein the barrier layer comprises about 95% tungsten and about 5% titanium.

26. A light emitting diode according to Claim 20 wherein the barrier layer comprises a first layer comprising tungsten and a second layer comprising nickel.

27. A light emitting diode according to Claim 26 wherein the first layer
5 comprises titanium/tungsten.

28. A light emitting diode according to Claim 1 wherein the barrier layer comprises a first layer comprising tungsten and a second layer comprising nickel.

10 29. A light emitting diode according to Claim 28 wherein the first layer comprises titanium/tungsten.

30. A light emitting diode according to Claim 22 further comprising a submount and a solder layer between the barrier layer and the submount.
15

31. A light emitting diode according to Claim 24 further comprising a submount and a solder layer between the barrier layer and the submount.

32. A light emitting diode according to Claim 26 further comprising a
20 submount and a solder layer between the second layer comprising nickel and the submount.

33. A light emitting diode according to Claim 28 further comprising a submount and a solder layer between the second layer comprising nickel and the
25 submount.

34. A light emitting diode according to Claim 4 further comprising a shear strength enhancing layer between the multilayer conductive stack and the bonding layer.
30

35. A light emitting diode according to Claim 34 wherein the shear strength enhancing layer comprises nickel.

36. A light emitting diode comprising:

a substrate having first and second opposing faces, the second face having smaller surface area than the first face;

an epitaxial region on the first face that includes therein a diode region;

an ohmic layer on the epitaxial region opposite the substrate;

5 a reflector layer on the ohmic layer opposite the epitaxial region;

a barrier layer on the reflector layer opposite the ohmic layer;

an adhesion layer on the barrier layer opposite the reflector layer; and

a bonding layer on the adhesion layer opposite the barrier layer.

10 37. A light emitting diode according to Claim 36 further comprising a submount and a bond between the bonding layer and the submount.

38. A light emitting diode according to Claim 37 wherein the bond is a thermocompression bond.

15 39. A light emitting diode according to Claim 37 wherein the bond comprises solder.

20 40. A light emitting diode according to Claim 39 wherein the solder comprises tin and/or gold.

41. A light emitting diode according to Claim 36 wherein the substrate comprises silicon carbide and wherein the epitaxial region comprises gallium nitride.

25 42. A light emitting diode according to Claim 36 wherein the ohmic layer comprises platinum, palladium, nickel/gold, nickel oxide/gold, nickel oxide/platinum, titanium and/or titanium/gold and wherein the reflector layer comprises aluminum and/or silver.

30 43. A light emitting diode according to Claim 36 wherein the barrier layer comprises titanium, titanium/tungsten and/or titanium nitride/tungsten.

44. A light emitting diode according to Claim 36 wherein the barrier layer comprises about 95% tungsten and about 5% titanium.

45. A light emitting diode according to Claim 36 wherein the barrier layer comprises a first layer comprising tungsten and a second layer comprising nickel.

5 46. A light emitting diode according to Claim 45 wherein the first layer comprises titanium/tungsten.

 47. A light emitting diode according to Claim 39 wherein the solder has a reflow temperature of less than about 210°C and wherein the barrier layer comprises a
10 layer of titanium/tungsten that is between about 500Å thick and about 50,000Å thick.

 48. A light emitting diode according to Claim 39 wherein the solder has a reflow temperature of more than about 210°C and wherein the barrier layer comprises a first layer of titanium/tungsten that is about 5000Å thick and a second layer
15 comprising nickel that is about 2000Å thick, on the first layer.

 49. A light emitting diode according to Claim 39 wherein the solder has a reflow temperature of more than about 250°C and wherein the barrier layer comprises a first layer of titanium/tungsten that is about 5000Å thick and a second layer
20 comprising nickel that is about 2000Å thick, on the first layer.

 50. A light emitting diode according to Claim 36 wherein the epitaxial region has smaller surface area than the first face, wherein the barrier layer, the reflector layer and the ohmic layer have same surface area that is less than that of the
25 epitaxial region and wherein the adhesion layer and the bonding layer have same surface area that is less than that of the barrier layer, the reflector layer and the ohmic layer.

 51. A light emitting diode according to Claim 36 wherein the epitaxial
30 region, the ohmic layer, the reflector layer, the barrier layer, the adhesion layer and the bonding layer each include a sidewall, the light emitting diode further comprising a passivation layer on the sidewalls of the epitaxial region, the ohmic layer, the reflector layer, the barrier layer, the adhesion layer and the bonding layer.

52. A light emitting diode according to Claim 50 wherein the epitaxial region, the ohmic layer, the reflector layer, the barrier layer, the adhesion layer and the bonding layer each include a sidewall, the light emitting diode further comprising a passivation layer on the sidewall of the epitaxial region, the ohmic layer, the reflector layer, the barrier layer, the adhesion layer and the bonding layer.

53. A light emitting diode according to Claim 52 wherein the passivation layer also is on the first face of the substrate.

54. A light emitting diode according to Claim 52 further comprising a submount and a solder layer between the bonding layer and the submount, wherein the passivation layer is non-wettable to the solder layer.

55. A light emitting diode according to Claim 36 further comprising a solder wetting layer between the adhesion layer and the bonding layer.

56. A light emitting diode according to Claim 36 further comprising a shear strength enhancing layer between the adhesion layer and the bonding layer.

57. A light emitting diode comprising:
a substrate;
an epitaxial region on the substrate that includes therein a diode region;
a multilayer conductive stack on the epitaxial region opposite the substrate;
and
means for reducing migration of contaminants into the multilayer conductive stack.

58. A light emitting diode according to Claim 57 wherein the means for reducing comprises a layer comprising tungsten.

59. A method of fabricating a plurality of light emitting diodes comprising:
epitaxially forming a plurality of spaced apart mesa regions on a substrate, the mesa regions including therein a diode region;
defining first reduced area regions on the mesa regions;

forming a multilayer conductive stack that includes a barrier layer on the first reduced area regions of the mesa regions;

forming a passivation layer on the substrate between the mesa regions, on exposed portions of the mesa regions and on exposed portions of the multilayer
5 conductive stacks, the passivation layer defining second reduced area regions on the multilayer conductive stacks;

forming a bonding layer on the second reduced area regions of the multilayer conductive stacks; and

dicing the substrate between the mesas to produce the plurality of light
10 emitting diodes.

60. A method according to Claim 59 wherein the dicing is followed by:
bonding the bonding layer to a submount.

15 61. A method according to Claim 60 wherein the bonding comprises thermocompression bonding the bonding layer to the submount.

62. A method according to Claim 60 wherein the bonding comprises
20 solder bonding the bonding layer to the submount.

63. A method according to Claim 62 wherein the passivation layer is non-
wetable to solder that is used during the solder bonding the bonding layer to the
submount.

25 64. A method according to Claim 59 wherein the multilayer conductive stack includes a multilayer conductive stack sidewall, wherein the epitaxial region includes an epitaxial region sidewall and wherein the forming a passivation layer comprises forming the passivation layer on the multilayer conductive stack sidewall and on the epitaxial region sidewall.

30 65. A method according to Claim 59 wherein the following is performed between the forming a passivation layer and the forming a bonding layer:

forming an adhesion layer on the second reduced area regions of the multilayer conductive stack.

66. A method according to Claim 59 wherein the following is performed between the forming a passivation layer and the forming a bonding layer:

forming a solder wetting layer on the second reduced area regions of the
5 multilayer conductive stack.

67. A method according to Claim 59 wherein the following is performed between the forming a passivation layer and the forming a bonding layer:

forming a shear strength enhancing layer on the second reduced area regions
10 of the multilayer conductive stack.

68. A method according to Claim 59 wherein the substrate includes a first face adjacent the mesa regions and a second face opposite the mesa regions, and wherein the dicing comprises dicing the substrate between the mesa regions to
15 produce the plurality of light emitting diodes including second faces of smaller surface area than the first faces thereof.

69. A method according to Claim 59 wherein the substrate comprises silicon carbide and wherein the epitaxial region comprises gallium nitride.

20

70. A method according to Claim 59 wherein the multilayer conductive stack comprises an ohmic layer, a reflector layer and the barrier layer.

71. A method according to Claim 59 wherein the ohmic layer comprises
25 platinum, palladium, nickel/gold, nickel oxide/gold, nickel oxide/platinum, titanium and/or titanium/gold and wherein the reflector layer comprises aluminum and/or silver.

72. A method according to Claim 59 wherein the barrier layer comprises
30 tungsten, titanium/tungsten and/or titanium nitride/tungsten.

73. A method according to Claim 59 wherein the barrier layer comprises tungsten, titanium/tungsten and/or titanium nitride/tungsten.




74. A method according to Claim 70 wherein the barrier layer comprises a first layer comprising tungsten and a second layer comprising nickel.

75. A method according to Claim 59 wherein the barrier layer comprises a first layer comprising tungsten and a second layer comprising nickel.

76. A method according to Claim 59 wherein the bonding comprises solder bonding the bonding layer to the submount at less than about 210°C and wherein the barrier layer comprises a layer of titanium/tungsten that is between about 500Å thick and about 50,000Å thick.

77. A method according to Claim 59 wherein the bonding comprises solder bonding the bonding layer to the submount at less than about 210°C and wherein the barrier layer comprises a first layer of titanium/tungsten that is about 5000Å thick and a second layer comprising nickel that is about 2000Å thick, on the first layer.

78. A method according to Claim 59 wherein the bonding comprises solder bonding the bonding layer to the submount at more than about 250°C and wherein the barrier layer comprises a first layer of titanium/tungsten that is about 5000Å thick and a second layer comprising nickel that is about 2000Å thick, on the first layer.

FIG. 1.FIG. 2.FIG. 3.




FIG. 4.




FIG. 5.




FIG. 6.




FIG. 7.




FIG. 8.




FIG. 9.




FIG. 10.




FIG. 11A.




FIG. 11B.




FIG. 11C.




FIG. 11D.




FIG. 12A.




FIG. 12B.




FIG. 12C.




FIG. 12D.

INTERNATIONAL SEARCH REPORT

International: lication No
PCT/US 02/23266A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H01L33/00

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	PATENT ABSTRACTS OF JAPAN vol. 1999, no. 11, 30 September 1999 (1999-09-30) -& JP 11 150302 A (NICHIA CHEM IND), 2 June 1999 (1999-06-02); paragraphs '0010!-'0013!, '0019!, '0020!	1-35, 57-69, 72-78
Y		51-54, 70,71
X	WO 01 47039 A (LUMILEDS LIGHTING US) 28 June 2001 (2001-06-28)	36-50, 55-58
Y	page 9, paragraph 2 -page 15, paragraph 3	51-54, 70,71
	--- -/--	

☒ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *&* document member of the same patent family

Date of the actual completion of the international search

15 May 2003

Date of mailing of the international search report

22/05/2003

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

van der Linden, J.E.

INTERNATIONAL SEARCH REPORT

International Application No.

PCT/US 02/23266

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	PATENT ABSTRACTS OF JAPAN vol. 1999, no. 13, 30 November 1999 (1999-11-30) -& JP 11 220168 A (TOYODA GOSEI CO), 10 August 1999 (1999-08-10)	1-35, 57, 58
A	paragraphs '0009!-'0014!', '0020!', '0021! ---	36, 59
X	PATENT ABSTRACTS OF JAPAN vol. 2000, no. 06, 22 September 2000 (2000-09-22) -& JP 2000 077713 A (TOTTORI SANYO ELECTRIC CO), 14 March 2000 (2000-03-14)	1-3, 14, 16, 19, 57
A	paragraphs '0012!-'0019!; figure 3 ---	36, 59
X	US 5 187 547 A (MATSUSHITA Y ET AL) 16 February 1993 (1993-02-16)	36, 37, 41-43, 56-58
A	column 3, line 47 -column 7 ---	1, 59
A	US 4 966 862 A (EDMOND J) 30 October 1990 (1990-10-30) column 5, line 41 -column 10, line 25 ---	1, 57, 59
A	US 5 760 479 A (YANG J-Y ET AL) 2 June 1998 (1998-06-02)	4, 7, 15, 22-29, 36, 38, 43-49, 57-59, 61, 72-75
	column 3, line 20 -column 4, line 43	
P, X	EP 1 168 460 A (TOKYO SHIBAURA ELECTRIC) 2 January 2002 (2002-01-02) the whole document -----	1-78

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 02/23266

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
JP 11150302	A	02-06-1999	JP 3356034 B2	09-12-2002
WO 0147039	A	28-06-2001	US 6514782 B1	04-02-2003
			AU 2738901 A	03-07-2001
			EP 1161772 A1	12-12-2001
			JP 2001237458 A	31-08-2001
			WO 0147039 A1	28-06-2001
JP 11220168	A	10-08-1999	NONE	
JP 2000077713	A	14-03-2000	NONE	
US 5187547	A	16-02-1993	JP 1975897 C	27-09-1995
			JP 2290084 A	29-11-1990
			JP 6103751 B	14-12-1994
US 4966862	A	30-10-1990	NONE	
US 5760479	A	02-06-1998	NONE	
EP 1168460	A	02-01-2002	JP 2002026392 A	25-01-2002
			CN 1330416 A	09-01-2002
			EP 1168460 A2	02-01-2002
			US 2002014630 A1	07-02-2002